Avery Continues to Drive CXL Adoption with New Virtual Platform Features in Support of Version 3.0

Tewksbury, Massachusetts--(Newsfile Corp. - October 25, 2022) - Avery Design Systems, the leader in functional verification solutions, continues to drive the industry adoption of the Compute Express LinkTM (CXL) open industry-standard interconnect, introducing new features in its QEMU software virtual machine emulator based Linux host and SoC RTL co-simulation solution for system-level verification of complete CXL HW-SW systems.

To view the full announcement, including downloadable images, bios, and more, click here.

About Avery Design Systems 

Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CXL, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, DDR/LPDDR, HBM, ONFI/Toggle/NOR, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com. 

Contacts:

Mike Sottak
6502489597
mike@wiredislandpr.com

Christopher Browy
(978) 851-3627
cbrowy@avery-design.com

Source: Avery Design Systems

To view the source version of this press release, please visit https://www.newsfilecorp.com/release/141831